

Docket No. 031794-3
Serial No. 10/663,977
Page 5

REMARKS

The Office Action dated May 14, 2007 has been received and its contents carefully noted. The Examiner is thanked for reviewing the application. In view thereof, claim 4 has been amended in order to better define that which applicant regards as the invention. As previously, claims 4-9 are pending for consideration, of which claim 4 is independent.

Referring now to the detailed Office Action, claims 4-7 have again been rejected under 35 U.S.C. § 103(a) as being unpatentable over Applicants' Admitted Prior Art (AAPA) in view of Kim (U.S. Patent No. 6,845,454 – hereafter Kim). Further, claims 8 and 9 have again been rejected under 35 U.S.C. § 103(a) as being unpatentable over AAPA and Kim and further in view of Dehghan (U.S. Patent No. 6,275,087 – hereafter Dehghan). This rejection is respectfully traversed in that the combinations of references proposed by the Examiner neither discloses or suggests that which is presently pending in the instant application.

As can be seen from the foregoing amendments, independent claim 4 now recites an interface circuit provided for each of a first device set as a master side and a second device set as a slave side, for performing a serial data transmission between the first and second devices on the basis of a control signal which is output from the master side. The interface circuit includes a detection portion which monitors the control signal to output a detection signal when there is a change in the control signal, a process control portion which generates and switches an operation-enable signal and operation-disable signal each time the detection signal is supplied thereto, an oscillation circuit which generates a clock signal for data transmission only when the operation-enable signal is supplied thereto; and a transmission function which performs the serial data transmission on the basis of the clock signal. That is, in accordance with the present invention, a transmission function performs serial data transmission on the basis of the clock signal. Accordingly, because the oscillation circuit

10690659.1

Docket No. 031794-3
Serial No. 10/663,977
Page 6

generates the clock signal only when the operation-enable signal is supplied thereto, power consumption can be reduced. The combination proposed by the Examiner clearly fails to disclose or suggest these features.

In rejecting independent Applicant's claimed invention, the Examiner states that the AAPA substantially discloses the claimed invention except for disabling a master oscillator when in a low power mode. In an effort to overcome this shortcoming, the Examiner relies on the teachings of Kim as disclosing a device wherein a master oscillator is disabled when in a low power mode. However, with the foregoing amendments, it is respectfully submitted that the prior art combination and particularly that of AAPA, fails to disclose that which is presently set forth in independent claim 4 as well as those claims which depend therefrom. Specifically, in the apparatus of AAPA, it is clearly necessary to keep the master oscillator and the frequency divider circuit running in order to detect the change of the signal, as noted at page 2, lines 14-26 and page 3, lines 2-10 of Applicant's specification. Consequently, one of ordinary skill in the art would not modify AAPA in order to generate a clock signal by the oscillation circuit only when the operation-enable signal is supplied thereto in order to reduce power consumption, as AAPA clearly requires that the master oscillator and the frequency divider circuit keep running in order to detect the change of the signal. Accordingly, it is respectfully submitted that one of ordinary skill in the art would not modify AAPA as suggested by the Examiner in that AAPA would not function as intended, and thus, it is respectfully submitted that Applicant's claimed invention as set forth in independent claim 4 as well as those claims which depend therefrom, clearly distinguishes from the combination proposed by the Examiner and is in proper condition for allowance.

As to the rejection of claims 8 and 9 in view of Dehghan, while Dahghan may disclose that using noise removal circuitry in signal detection circuits is well known, the

10690659.1


Docket No. 031794-3
Serial No. 10/663,977
Page 7

teachings of Dahghan still does not cure the deficiencies of AAPA and Kim mentioned above. Therefore, Applicants respectfully submit that claims 8 and 9 are likewise in condition for allowance for at least the reason discussed hereinabove.

In view of the foregoing, it is respectfully requested that the rejections of record be reconsidered and withdrawn by the Examiner, that claims 4-9 be allowed, and that the application be passed to issue.

Should the Examiner believe a conference would expedite prosecution of the instant application, he is hereby invited to telephone the undersigned to arrange such a conference.

Respectfully submitted,



Marc Butler
Reg. No. 50,219

Nixon Peabody LLP
401 9th Street N.W.
Suite 900
Washington, D. C. 20004
(202) 585-8000

10690659.1